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Abstract—The IEEE 1500 Standard for Embedded Core Test-
ing proposes a very effective solution for testing modern System-
On-Chip (SoC). It proposes a flexible hardware test wrapper
architecture, together with a Core Test Language (CTL) used
to describe the implemented wrapper functionalities. Already
several IP providers have announced compliance in both existing
and future design blocks. In this paper we address the challenge
of guaranteeing the compliance of a wrapper architecture and
its CTL description to the IEEE std. 1500. This is a mandatory
step to fully trust the wrapper functionalities in applying the
test sequences to the core. The proposed solution aims at
implementing a verification framework allowing core providers
and/or integrators to automatically verify the compliancy of their
products (sold or purchased) to the standard.
I. INTRODUCTION
The race to market high-volume quality products demands
a shorter design-to-manufacturing cycle, forcing System-on-
Chip (SoC) designers to strongly rely on Intellectual Property
(IP) cores from multiple sources [1]. The shorter time-to-
volume requires faster silicon bring-up with a high degree
of diagnosability [2]. This means being able to isolate each
embedded core during test and debug activities. The adoption
of adequate test and diagnosis strategies is therefore a major
challenge in modern SoCs production.
The IEEE Standard Testability Method for Embedded Core-
Based Integrated Circuits (IEEE std. 1500 [3]) addresses the
specific challenges that come with testing deeply embedded
reusable cores supplied by different providers, who often use
different hardware description levels and mixed technologies
[2] [4] [5]. It defines a comprehensive set of guidelines for
building the core test infrastructure. It includes:
• A Core Test Wrapper: a wrapper placed around the
boundaries of the core that allows accessing its testing
functionalities using a standard interface and protocol
(Figure 1). The wrapper is completely transparent when
the core is not in test mode;
• An Information Model: a formal description of the IEEE
std. 1500 functionalities implemented by the Core Test
Wrapper. The standard supports many functionalities,
some mandatory and some optional. The Information
Model is the bridge between core providers and core
users and facilitates the automation of test data transfer
and reuse between these two entities. The Information
Model is described using the IEEE std. 1450.6 Core Test
Language (CTL) [6] and includes:
– The set of wrapper’s signals;
– The wrapper communication protocol;
– Information about test patterns.
Fig. 1. IEEE std. 1500 Core Test Wrapper Architecture
Some literature presents solutions to build SoCs with IEEE
std. 1500 testability features [7] [8]; nevertheless, by analyzing
the standard, it is clear that implementing a fully compliant
core is not a trivial task. The need to support as wide a range
of embedded core test applications as possible has led to a very
flexible solution. As described in [4], although a mandatory
minimal set of hardware support is defined, a designer can
extend the test infrastructure by creating virtually unlimited
sets of registers and instruction extensions [9]. An IEEE std.
1500 compliant design is therefore exposed to a range of
possible design errors that require to be early identified and
fixed. A comprehensive approach to thoroughly verify the
functionality of IEEE std. 1500 wrappers and wrapped cores
in a SoC environment is therefore mandatory.
The problem of verifying the compliance of an IP core to
the IEEE std. 1500 has been poorly addressed in literature. In
[10] the authors presented an approach based on a dynamic
constrained-random coverage driven verification methodology
to verify the functionalities of the complete test infrastructure
within a given SoC. The authors present a strategy based on
a single verification module performing the full verification.
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The main drawbacks of the proposed solution are that, for
each core, the verification module must be configured by hand
and that the verification strategy, i.e. the order used to verify
each aspect (rule) of the standard, is fixed. Moreover, the
authors verify the SoC and wrapper functionalities without
systematically addressing every single aspect (rule) of the
standard.
To overcome these problems, in [11], we present a ver-
ification framework based on the use of the UML [12]
language, designed to systematically address the verification
of the standard. Besides providing the actual implementation
of the framework, the paper focuses on the definition of an
abstract model of the standard enabling core providers and/or
integrators to build their custom verification environments.
This paper aims at showing how, starting from the abstract
model proposed in [11], it is possible to build a verifi-
cation environment for the IEEE std. 1500. In particular
we will show how the functionalities provided by Specman
EliteTM(Cadence) [13], a commercial functional verification
EDA can be used to implement such a verification environ-
ment.
We suppose the reader familiar with the basic aspects of
the IEEE std. 1500. If needed, a complete description of the
standard can be found in the IEEE std. 1500 official document
[3].
The paper is organized as follow: Section II introduces the
proposed verification environment and its architecture. Section
III presents the functional verification issues related to the
IEEE std. 1500, while Section IV details the adopeted solu-
tion related to the functional verification. Finally, Section V
provides some experimental results and Section VI concludes
the paper.
II. ARCHITECTURE OVERVIEW
Figure 2 shows the overall architecture of our IEEE std.
1500 Verification Environment. The verification process con-
sists of two distinct phases named static and dynamic check,
respectively.
Fig. 2. IEEE std. 1500 Verification Environment Architecture Overview
The static check phase aims at verifying the correctness of
the Information Model provided together with an IEEE std.
1500 compliant core (see Section I). This model is expressed
using a standard language (CTL [6]) and, for this reason,
verifying its correctness consists in verifying the correctness
of the syntax of the CTL description. This is a well known
problem in the field of programming languages and compilers.
It is usually solved using special programs called lexers and
parsers [14].
Several technologies allow the automatic implementation of
parsers starting from the description of a formal grammar. We
successfully implemented a CTL syntax analyzer by using two
open-source tools: JFLEX [15] by Vern Paxson together with
the parser generator CUP [16] by Scott Hudson. The resulting
analyzer is able to automatically perform a syntax analysis
on any type of Information Model provided together with an
IEEE std. 1500 compliant core.
A failure in the static check phase means that either the
CTL or HDL model of the wrapped core are affected by
syntax errors. The Failure Report (Figure 2) is the list of
these errors. In case of a positive check, the output of this
phase is a collection of information extracted from the CTL
and HDL code of the Core Test Wrapper (i.e., information
about signals naming conventions, etc...) represented using a
so called Intermediate Description (Figure 2), and used as
input for the next verification phases. Since the static check
phase is not complex, we will not provide additional details
on its implementation while in the remaining of the paper
we will focus on the more interesting dynamic aspects of the
verification.
In order to understand the tasks to perform during the
dynamic check phase we have first to recall the structure of
the IEEE std. 1500 itself. The IEEE std. 1500 is composed
of a set of different rules that define how an IEEE std. 1500
compliant Core Test Wrapper has to be designed [3]. The rules
identify two different classes of aspects to be verified:
• Semantic aspects: they concern the Information Model
(CTL) and can be verified without any interaction with
the actual core/wrapper implementation (i.e. without the
need of core/wrapper simulations);
• Behavioral aspects: they target the communication pro-
tocols and the behavior of the Core Test Wrapper. In
general, the verification of these aspects, requires a func-
tional simulation of the wrapper.
Semantic aspects mainly aim at identify the correct defini-
tion of the following structures in the Information Model:
• Scan structures;
• Macro definitions;
• Environments.
They can be verified by analyzing the content of the Infor-
mation Model provided with the Core Test Wrapper. This is a
fast and powerful way to verify at least part of the IEEE std.
1500 compliancy since it does not require any simulation of
the wrapper/core itself. Although simple and fast, this analysis
is not enough to guarantee the compliance w.r.t. the standard.
First of all, semantic aspects are only a relatively small subset
of the whole set of rules to verify. Moreover, the semantic
172
analysis is performed on data contained in an information
model supplied by the core provider; there is no guarantee
that the CTL description perfectly matches the actual hardware
implementation.
Semantic aspects can be verified by resorting to the infor-
mation stored in the Intermediate Description obtained as the
output of the static check phase (see Figure 2). An efficient
way to implement the semantic aspects verification is to store
the Intermediate Description into a relational database. In this
situation the verification tasks can be easily translated into a
set of queries performed on the database.
Behavioral aspects are the most complex part of the standard
and are the most difficult to verify. Their verification requires
the simulation of the core/wrapper functionalities. Being the
most important part of the verification flow, a detailed descrip-
tion of how behavioral aspects can be verified will be provided
in the next paragraphs.
III. DYNAMIC FUNCTIONAL VERIFICATION TO VERIFY
IEEE STD. 1500 BEHAVIORAL ASPECTS
The verification of behavioral aspects is based on the
functional simulation of the Core Test Wrapper and of the
core itself. Simulation is the only effective approach to verify
the compliancy of time-related rules, protocols, signal connec-
tions, and correct instructions implementation.
A well-known approach to perform this type of verifica-
tion is the so-called ”dynamic coverage-driven constrained-
random simulation functional verification”. The term ”dy-
namic” refers to the fact that the verification patterns/stimulus
are generated and applied to the design by simulating/exe-
cuting the design model, and the corresponding results are
collected and compared against a reference/golden model. An
EDA simulator is used both to compute the values of the
signals during the simulation, and to compare the expected
values with the reference ones.
Simple dynamic verification has a main drawback: only a
subset of the possible behaviors can be verified in a time-
bound simulation run. Testing all possible behaviors under
every possible combination of input stimuli is, in most of the
cases, an unfeasible task since the test space is too large to be
fully covered in a reasonable amount of time.
To overcome this problem, the number of verification pat-
terns applied to the wrapper has to be statistically significant
but not complete. To do this, verification input patterns are
generated randomly under a set of constraints, expressed
as mathematical expressions limiting the set of legal values
on the input signals that drive the design. In this way the
simulator generates random values and constraints ensure that
the generated scenarios are valid and plausible.
To further optimize this constrained-random generation,
coverage-driven verification is used. Functional coverage met-
rics are automatically and in real-time stored in order to as-
certain whether (and how effectively) a particular test verifies
a given feature. This information can then be fed back into
the generation process in order to drive additional verification
effort towards the required goal. The coverage metrics are
evaluated on coverage monitoring points defined by the user
and specified in the verification plan.
The market offers a number of tools able to support
this dynamic (or functional) verification methodology. The
most used ones are Specman EliteTM(Cadence) [13] and
VeraTM(Synopsys) [17]. Besides the different verification and
pattern generation engines, all of them apply the verification
patterns to the target design using a verification component
placed around the core under analysis. The verification compo-
nent, a behavioral-level module described using a proprietary
verification language (e for Specman EliteTM, OpenVera for
VeraTM, and SystemVerilog for SystemVerilogTM), performs
the constrained-random generation of the verification patterns,
applies the patterns, and is directly controlled by the verifi-
cation engine monitoring the current coverage reached in the
verification process.
In the following paragraph we will show how to verify IEEE
std. 1500 behavioral aspects using Specman EliteTMand and its
verification language e.
IV. IEEE STD. 1500 BEHAVIORAL ASPECTS
VERIFICATION USING SPECMAN ELITETM
Specman EliteTM [13] is a comprehensive environment able
to manage the different aspects of the verification flow of an
integrated circuit: automatic generation of functional tests, data
and temporal checking, functional coverage analysis, and HDL
simulation control. Figure 3 sketches the overall architecture
of Specman EliteTM.
Fig. 3. Specman Overall Architecture
Specman EliteTMuses the IEEE Standard e Functional Ver-
ification Language [18] (e for short) to capture behaviors
defined into the specifications as well as to automatically
generate tests. Powerful temporal constructs enable to cap-
ture the aspects of complex protocols for checking. The e
language allows writing ”e Verification Cores” (eVCs). eVCs
are software modules modeling the functional behavior of the
environment surrounding the target system. Specman EliteTMis
able to interface with HDL simulators in order to have full
controllability and observability of internal signals of the
device under verification. Moreover, by means of an executable
173
functional test plan, it automatically measures the progress of
the verification identifying holes in the test coverage. In this
way, the verification schedule becomes more predictable since
the functional coverage is a meaningful and direct measure of
the completeness of the verification.
The use of eVCs and the full internal signals controlla-
bility/observability are key elements to efficiently verify IEEE
std. 1500 behavioral aspects. To efficiently apply the Specman
EliteTMverification approach to the dynamic verification of
IEEE std. 1500 it is necessary to:
• Create a rule verification component for each IEEE std.
1500 behavioral rule. The component is in charge of
generating the verification patterns applied during the
simulation and checking that all the architectural and
behavioral aspects of the rule are correctly implemented
in the design;
• Identify the rule coverage points for the given rule. A
coverage point is a Core Test Wrapper signal/register to
be monitored in order to evaluate the coverage reached
during the verification process.
The concept of rule coverage is very important. As stated
in Section III, to reduce the complexity of the verification, the
verification engine resorts to the constrained-random pattern
generation. This leads to the application of a subset of the
possible patterns to the system under verification and therefore
to a rule coverage or compliancy level possibly lower than
100%. The challenge in verifying behavioral aspects of the
IEEE std. 1500 is to write rule verification components and
to identify rule coverage points that are independent from the
specific core or wrapper under analysis.
Another very important issue to be considered at this point is
the level of controllability and observability on the core/wrap-
per design. Mainly, we can distinguish between two situations:
black-box design and white-box design. The difference is
in the amount of available information on the core/wrapper
internal structure. In a black-box approach the only available
information is the I/O interface of the wrapper/core. For
Intellectual Property (IP) protection the internal structure of a
black-box core is unknown. A core integrator, who buys cores
from different vendors, usually deals with black-box designs.
On the other hand, a core designer has complete access to
the core/wrapper design, and therefore deals with white-box
designs.
From the IEEE std.1500 compliancy verification point of
view, the difference between black-box and white-box design
directly impacts the level of verification compliancy that can
be achieved. In a white-box design, the internal signals of
the core/wrapper can be fully controlled and/or observed and
therefore all IEEE std. 1500 rules can be fully verified. On the
other hand, in a black-box design, only rules (or the portions of
them) that do not require direct controllability or observability
of core/wrapper internal signals can be fully verified. Full
IEEE std.1500 verification compliancy can only be achieved
when dealing with white-box cores or with black-box cores
implementing only the basic requirements of the standard.
The implemented verification environment is structured as a
single eVC (e Verification Component) architecture under the
recommendations of eRMTM(e Reuse Methodology) [13]. The
verification component is able to deal with a generic wrapped
core without any additional modification. Core depended infor-
mation are directly provided to the verification component by
a set of e configuration files automatically generated starting
from the information stored in the Intermidiate Descritption
(see Section II). The following subsections will detail the
implementation of the proposed verification environment using
the e language.
A. IEEE std. 1500 Verification Environmente eVC Structure
This section overviews the eVC structure required to verify
behavioral aspects of the IEEE std. 1500. Each aspect will be
identified using the corresponding rule number contained in
the standard specification document [3]. Figure 4 shows the
main elements composing this verification component.
Fig. 4. IEEE std. 1500 eVC structure
Each box in Figure 4 corresponds to a Specman
EliteTMstructure [13] implemented as an e file. The remaining
of this section will detail the meaning of each block.
The ieee_env block is the highest level in the hierarchy; it
extends the predefined Specman EliteTMstructure sys, in order
to instantiate the verification framework, and it is in charge of
defining the events required to perform the actual verification.
In particular, for each rule to verify, it defines a start event
to begin the verification process and an end event required
to control the results of the verification process. An example
of ieee_env.e file is reported in Figure 5. The example
contains a flag checkpoint, used to stop the verification process
if one of the rules under analysis is not respected.
The ieee_input.e, ieee_ouput.e and
ieee_constant.e files contain information related
to the specific Core Test Wrapper under verification. They
are automatically generated during the Static Check phase
(see Figure 2) starting from information contained in the
Information Model and stored in the Intermediate description.
They provide information used to apply the stimuli at the
input signals of the wrapped core, to monitor the output
signals of the wrapped core, and to store wrapped core
specific information as wrapper signals names, registers size
etc.
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event start_13_1_1_a;
event end_13_1_1_a;
event start_7_2_1_c;
event end_7_2_1_c;
event start_7_2_1_b;
event end_7_2_1_b;
...
...
checkpoint: bit;
keep soft checkpoint == 0;
Fig. 5. IEEE std. 1500 eVC environment example
The file ieee_hierarchy.e contains the information
about the verification plan. It defines the order in which
the different IEEE std. 1500 rules has to be verified and
the dependencies between the different rules. The verification
plan is really important to highlight dependencies between the
results of the different verification steps. Moreover, being the
verification process one of the main cost factors of a modern
SoC, we have to define optimal verification plans able to
reduce the overall verification time.
An example of a small portion of this file is reported in
Figure 6.
on end_10_3_1_a3 {
emit start_10_3_1_j;
};
on end_10_3_1_j {
if checkpoint == 1 {
stop_run;
} else {
emit start_7_4_1_a;
};
};
Fig. 6. IEEE std. 1500 Verification Plan Example
Each time the verification of a given rule ends i.e., the
end_rulenumber event specified in the environment occurs
(see Figure 5 ), the verification plan identifies the next rule
verification to schedule. In case of rules dependencies, the
result of a specific rule verification may modify the verification
plan. As an example let us consider rule 7_4_1_a. According
to the verification plan of Figure 6 its verification starts
only if rule 10_3_1_j is correctly verified. In a different
way, according to the same verification plan, rule 10_3_1_j
is verified after rule 10_3_1_a3 without checking if rule
10_3_1_a3 has been violated or not.
To conclude, each IEEE std. 1500 rule has been mapped
to an e module named (ieee_<rulenumber>.e) where
rulenumber is the number of the rule as defined in the
standard. The module always includes two e files:
• ieee_scoreboard_<rulenumber>.e;
• ieee_Checker_<rulenumber>.e.
The scoreboard aims at checking the correctness of the rule by
comparing the values observed at the output of the wrapped
core with the expected one. The checker aims at checking the
correctness of the timing protocol of the wrapped core.
B. IEEE std. 1500 Rules Verification Strategy
As stated in Section IV-A the most critical element of
the proposed verification environment is the instantiation of
the verification modules in charge of verifying the differ-
ent IEEE std. 1500 rules. This task is performed by a so
called agent implementing the verification plan defined by the
ieee_hierarchy.e file (Figure 7). For each rule the agent
instantiates two different modules:
• Bus Functional Model (BFM): it generates the input stim-
uli and drives the signals of the wrapped core required
to verify the corresponding rule;
• Monitor: this module comprises the Scoreboard and the
Checker already defined in Section IV-A.
Finally, for each rule a set of coverage items are defined.
Specman EliteTMallows the definition of three types of cover-
age items to cover all the possible coverage events:
• basic: how many times an event occurs;
• transition: how many times an item changes state from a
range of values to another;
• cross: how many times an event occurs relative to how
many times other events occur.
Fig. 7. Rule Verifier Architecture
To better understand the proposed verification strategy let
us consider the following IEEE std. 1500 rule:
While the WS BYPASS instruction is selected, all wrapper
boundary cells that can operate in either system or test
modes shall perform their system function.
To verify this rule the following operations are required:
• Fetch the Bypass instruction;
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• Check that the control signals of the WBR (Wrapper
Boundary of Figure 1) cells are set to work in normal
mode.
The static check phase provides information about the wrap-
per control signals, the code of the bypass instruction and the
configuration of the boundary cells needed to understand their
operation mode (i.e., if the cells work in normal or test mode).
The BFM and the monitor needed to verify the proposed rule
are reported in Figure 8 and Figure 9 respectively. Since this
rule does not require any timing check, only the scoreboard is
implemented.
<’
r u l e 7 4 1 d ( ) @sys . i e e e env . s t a r t 7 4 1 d i s {
−− Per form WS BYPASS i n s t r u c t i o n f e t c h
s t a r t s y s . i e e e env . i e e e i n p u t . i n s t r u c t i o n f e t c h
( pack ( pack ing . low , sy s . i e e e env . i e e e c o n s t a n t .WS BYPASS ) ) ;
emi t s y s . i e e e env . i e e e i n p u t . i n s t r u c t i o n f e t c h e ;
wa i t d e l a y ( sy s . i e e e env . i e e e c o n s t a n t . t i m e i n s t r u c t i o n f e t c h ) ;
−− Here a l l t h e s i g n a l s checked i n t h i s r u l e aren ’ t
−− r e l e a s e d because t h e i n s t r u c t i o n f e t c h r e l e a s e s a l l
−− t h e s i g n a l s t h a t i t f o r c e s
f o r each i n sy s . i e e e env . i e e e c o n s t a n t . c e l l mode do {
mode tmp = sys . i e e e env . i e e e o u t p u t . g e t v a l u e
( sy s . i e e e env . i e e e c o n s t a n t . c e l l mode [ i ndex ] ) ;
−− Read t h e mode s i g n a l s v a l u e
dut mode . add ( mode tmp ) ;
};
−− Re l e a s e a l l t h e f o r c e d d e s i g n s i g n a l s
sy s . i e e e env . i e e e i n p u t . r e l e a s e a l l s i g n a l s ( ) ;
−− wa i t d e l a y ( 1 ) ;
emi t check 7 4 1 d ;
dut mode . c l e a r ( ) ;
emi t s y s . i e e e env . end 7 4 1 d ;
};
};
e x t end i e e e env u {
un i t 7 4 1 d : un i t 7 4 1 d u i s i n s t a n c e ;
run ( ) i s a l s o {
−− S t a r t TCM implemen t i ng r u l e 7 . 4 . 1 . d
s t a r t un i t 7 4 1 d . ru l e 7 4 1 d ( ) ;
};
};
’>
Fig. 8. Rule BFM
<’
u n i t i e e e s co r eboa r d 7 4 1 d {
check va l u e ( ) i s {
−− Check t h a t WS BYPASS s e t t h e WBR c e l l s i n normal mode
i f ( s y s . i e e e env . un i t 7 4 1 d . dut mode !=
sy s . i e e e env . i e e e c o n s t a n t . c e l l n o rma l ) {
d u t e r r o r ( ” Rule 7 . 4 . 1 . d f a i l e d . ” ) ;
} e l s e {
ou t ( ” Rule 7 . 4 . 1 . d pa s s ed . ” ) ;
};
};
};
e x t end i e e e o u t p u t u {
s co r eboa rd 7 4 1 d : i e e e s co r eboa r d 7 4 1 d i s i n s t a n c e ;
};
e x t end un i t 7 4 1 d u {
on check 7 4 1 d {
sy s . i e e e env . i e e e o u t p u t . s co r eboa rd 7 4 1 d . check va l u e ( ) ;
};
};
’>
Fig. 9. Rule Monitor
V. EXPERIMENTAL RESULTS
This section reports the experimental results obtained by
using the proposed verification environment to verify the IEEE
std. 1500 compliance of a core implementing a four bit counter
with the following characteristics:
• A CLOCK input used as counting clock;
• A RESET input to reset the counting state;
• A LOAD input to force a new start value for the counting;
• A 4 bit input DIN that indicates the start value used when
LOAD is high;
• A 4 bit output COUNT that indicates the actual counting
value.
This core has been wrapped with a IEEE std. 1500 core test
wrapper having the following characteristics:
• An instruction register (WIR), 3 bit length;
• A bypass register (WBY), 1 bit length;
• A boundary register (WBR), 8 bit length;
• An optional TransferDR wrapper serial control;
• Four implemented instructions: WS BYPASS,
WS PRELOAD, WS INTEST, WS EXTEST.
After a complete analysis of the IEEE std. 1500 specifica-
tion [3] we have been able to identify a set of 165 mandatory
rules and 27 optional rules. In our prototype implementation
we have been able to deal with the verification of 138
mandatory rules summarized as follows:
• Semantic Rules (they include semantic aspects only): 40;
• Behavioral Rules (they include behavioral aspects only):
25;
• Mixed Rules (they include both semantic and behavioral
aspects): 73.
For each behavioral and mixed rule a Specman
EliteTMcomponent implementing the rule verifier has
been designed according to the guidelines introduced in
Section IV-B.
Figure 10 provides an example of the report provided to the
user in case of a compliant core. For each rule the verification
result (i.e. passed or failed) is reported. Moreover, the user
can select the desired rule(s) and display the corresponding
simulation waveforms to deeply investigate the signals driven
and controlled during the simulation.
At the end of the behavioral verification, the tool provides
the coverage measure reached during the simulation (Figure
11). The coverage is useful in order to understand the rules that
passed the verification and the level of verification accuracy.
In order to carefully validate the verification capabilities of
the proposed environment we designed a set of different Core
Test Wrappers, systematically violating different rules of the
standard. Figure 12 shows the result of the behavioral verifica-
tion in case of a non compliant wrapper. In the example, rule
number 10.2.1.c fails. The verification environment highlights
this violation and also provides the waveform obtained by the
simulation to provide a better understanding of the reasons
that led to the rule violation. On going work is focusing on
creating a violation-programmable wrapper, where different
violations can be enabled or disabled in order to verify the
efficiency of the verification framework also in presence of
multiple violations in the same wrapper.
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Fig. 12. Error report
VI. CONCLUSION
In this paper we presented a verification environment for
IEEE std. 1500 compliant cores. The environment aims at
verifying if the implementation of the Core Test Wrapper
provided with an IP core correctly follows the architectural
and behavioral rules defined in the standard.
The proposed environment targets different users, from the
core designer to the core integrator. It is therefore able to guar-
antee various level of compliancy depending on the amount of
information about the internal core structure available to the
user. We believe that in the near future, with the introduction
of IEEE std. 1500 compliant wrappers in all IP cores on the
market, a verification environment as the one proposed in this
paper will be able to increase productivity, reduce design time,
and optimize the test plan of very complex SoCs.
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